It can be used in 2-way ranging or TDOA location systems to locate assets to a precision of 10 cm. It also supports data transfer at rates up to 6. Supports 6 RF bands from 3. Programmable transmitter output power? Fully coherent receiver for maximum range and accuracy? Supply voltage 2.

Author:Shaktikree Kikazahn
Language:English (Spanish)
Published (Last):19 February 2013
PDF File Size:15.64 Mb
ePub File Size:8.99 Mb
Price:Free* [*Free Regsitration Required]

It can be used in 2-way ranging or TDOA location systems to locate assets to a precision of 10 cm. It also supports data transfer at rates up to 6. Supports 6 RF bands from 3. Programmable transmitter output power? Fully coherent receiver for maximum range and accuracy?

Supply voltage 2. Low power consumption? Data rates of kbps, kbps, 6. Maximum packet length of bytes for high data throughput applications?

Integrated MAC support features? Supports 2-way ranging and TDOA? SPI interface to host processor? Small number of external components? Supports precision location and data transfer concurrently? Asset location to a precision of 10 cm?

High multipath fading immunity? Small PCB footprint allows cost- effective hardware implementations? Long battery life minimises system lifetime cost Applications? DecaWave Ltd Subject to change without notice Version 2. These adjustment values can be automatically retrieved when needed. See section 5. DW consists of an analog front end containing a receiver and a transmitter and a digital back end that interfaces to an off-chip host processor. Temperature and voltage monitors are provided on-chip The Always-On AON memory can be used to retain DW configuration data during the lowest power operational states when the on-chip voltage regulators are disabled.

This data is uploaded and downloaded automatically. The receiver consists of an RF front end which amplifies the received signal in a low-noise amplifier before down-converting it directly to baseband. The receiver is optimized for wide bandwidth, linearity and noise figure. This allows each of the supported IEEE The baseband signal is demodulated and the resulting received data is made available to the host controller via SPI.

The transmit pulse train is generated by applying digitally encoded transmit data to the analog pulse generator. The pulse train is up-converted by a double balanced mixer to a carrier generated by the synthesizer and centred on one of the permitted IEEE The modulated RF waveform is amplified before transmission from the external antenna. The on-chip oscillator is designed to operate at a frequency of An external This The host interface includes a slave-only SPI for device communications and configuration.

Refer to section 5. SPI chip select. This is an active low enable input. Refer to section 6. The SYNC input pin is used for external synchronization see section 5. External device enable. Asserted during wake up process and held active 21 DO until device enters sleep mode. Can be used to control external DC-DC converters or other circuits that are not required when the device is in sleep mode so as to minimize power consumption.

Refer to sections 5. Must be connected to ground? For details of this please refer to DIO section 5. This pin goes high when the DW is in receive mode.

This pin goes high when the DW is in transmit mode. This pin can enable an external Power Amplifier. RSTn Reset pin. Active Low Output.

Must be connected to an 11 k? Should be AC coupled. Ground Paddle 49 G Ground Paddle on underside of package. Others 1 2 13 NC Not used in normal operation. Table 2: Explanation of Abbreviations? C, all supplies centered on typical values Parameter Min. C, all supplies centered on nominal values Parameter Frequency range Channel bandwidths In-band blocking level Out-of-band blocking level Min. C, all supplies centered on typical values.

C, all supplies centered on typical values 3. See 5. Depends on the crystal used and PCB design. C, all supplies centered on typical values Parameter Frequency range Channel Bandwidths Output power spectral density programmable Load impedance Power level range Coarse Power level step Fine Power level step Output power variation with temperature Output power variation with voltage Min.

This is a stress rating only; functional operation of the device at these or any other conditions beyond those indicated in the operating conditions of the specification is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability. DecaWave customers using or selling DecaWave products in such a manner do so entirely at their own risk and agree to fully indemnify DecaWave and its representatives against any damages arising out of the use of DecaWave products in such safety-critical applications.

ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage? Mean PRF values are Refer to [1] for full details of peak and mean PRFs. Detailed descriptions of the frame format are given in the standard [1]. The data frame is usually specified in number of bytes and the frame format will include 48 Reed-Solomon parity bits following each block of data bits or less.

The maximum standard frame length is bytes, including the 2-byte FCS. This convention is adopted in DW documentation. Symbol times vary depending on the data rate and PRF configuration of the device and the part of the frame. See Table 13 for all symbol timings supported by DW This requires a non-standard PHR encoding and so cannot be used in a standard system. Refer to the DW User Manual for full details [2].

Parameter Min. An overview of the MAC frame format is given in Figure The DW has a number of separately configurable frame filtering criteria to allow selection of the frame types to accept or discard.

See IEEE It is a 2-byte CRC appended to frames. The oscillator operates at a frequency of DW provides the facility to trim out initial frequency error in the Loading capacitors should be chosen such that minimum frequency error from the channel center frequency is achieved when the trim value is approximately mid-range.

Both of these synthesizers are fully integrated apart from external passive 2nd order loop filters. The component values for these loop filters do not change regardless of the RF channel used. The register programming values for these synthesizers is contained in the user manual [2] 5. The selection of a particular bandwidth mode is made by register settings and is described in the DW User Manual [2]. The DW monitors the received signal level and makes appropriate automatic adjustments to ensure optimum receiver performance is maintained.

For maximum range the transmit power should be set such that the EIRP at the antenna is as close as possible to the maximum allowed, Transmit spectral shape can also be adjusted to compensate for PCB and external components in order to give an optimal transmit spectral mask. See Figure 20 above. RSTn is an asynchronous input.

DW initialization will proceed when the pin is released to high impedance. This can result in current flowing if RSTn is driven high externally. RSTn should never be driven high by an external source.

See Table 9 for characteristics.



Products ScenSor is a family of semiconductor radio communications products. The resulting silicon has a very wide range of applications for both Real Time Location Systems RTLS and Ultra Low Power Wireless Transceivers, including manufacturing, ePOS and retail, building automation, automotive, healthcare, lighting, security, transport, inventory, supply chain management and other industries. DW is the first in the Decawave ScenSor family of parts, operates at data rates of kbps, kbps and 6. Decawave has developed a genuinely disruptive IR-UWB technology, which addresses the next frontier of wireless technology: precise indoor location and communication. Not only that, it has done so in a standardised format, on a tiny chip, that uses little power.


Hey there!



Accessibility Links


Related Articles